Free Online Training Events
Free Technical Resources
The Verilog HDL is an IEEE standard hardware description language. It is widely used in the design of digital integrated circuits.
Here we provide some useful background information and a tutorial, which explains the basics of Verilog from a hardware designer's perspective. We also provide some useful tips and pointers to other Verilog information on the web site.
Tuesday March 31 2026
1 hour session (All Time Zones)
This webinar delves into the services offered by Zephyr to ensure real-time behaviour, with a primary focus on threads, priority management, and scheduling, highlighting similarities and differences to other RTOSs.