Global training solutions for engineers creating the world's electronics
Menu

Xilinx Training Location Details

Class Times

Classes are normally run in training room LC5 between 9am and 5pm

Address of Xilinx Training Venue

Xilinx Headquarters:
Xilinx, Inc.
2100 Logic Drive
San Jose, CA 95124-3400
Street View Bing Maps Mapquest

Please use visitor car parking in front of Building 4 and register with security at least 10 minutes before the course start time.

Directions from San Jose Airport

  • Take Airport Blvd to Coleman Ave signal light.
  • Turn left and stay in RIGHT HAND LANE.
  • Enter freeway 880 South (to the right).
  • Take 85 South to Gilroy.
  • Exit Union Avenue. Turn LEFT at stop light.
  • Turn LEFT at Union Avenue
  • Turn LEFT at Logic Drive

Directions from San Francisco Airport

  • Take 101 south (San Jose)
  • Take Hwy 85 South (Gilroy)
  • Exit Union Avenue. Turn LEFT at stop light.
  • Turn LEFT at Union Avenue
  • Turn LEFT at Logic Drive

Alternative route from San Francisco Airport

  • Take 101 North (San Francisco)
  • Take 380 junction (San Jose)
  • Exit 280 South to San Jose
  • Take Hwy 85 South (Gilroy)
  • Exit Union Avenue. Turn LEFT at stop light.
  • Turn LEFT at Union Avenue
  • Turn LEFT at Logic Drive

Hotel Information

For your convenience here is a list (in no particular order) of hotels in the vicinity. Please don't forget to request the Xilinx rate at the time of booking.

  • Pruneyard Inn ( 2.5 miles, 5 min), 408-559-4300
  • Toll House (5.0 miles, 10 min), 408-395-7070
  • Campbell Inn (2.6 miles, 6 min), 408-374-4300
  • Carlyle Hotel (1.6 miles, 3 min), 408-559-3600
  • Los Gatos Lodge (3.3 miles, 7 min), 408-354-3300
  • Larkspur Landing - Campbell (3.8 miles. 11 min), 408-364-1514

Upcoming Live Webinars

Image 1

A Guide to Productivity in Vivado using SystemVerilog

Wednesday February 18 2026

1 hour session (All Time Zones)

This webinar explores the features of SystemVerilog that are useful for RTL synthesis using the Vivado™ Design Suite from AMD, showing how the RTL SystemVerilog language constructs have been optimized for productivity and reliability.

Register Now

Image 1

cocotb - An Introduction for Python Programmers

Friday February 20 2026

1 hour session (All Time Zones)

With many engineers having a working knowledge of Python, cocotb can prove a highly effective verification tool. This webinar will help you get started!

Register Now

Image 1

What is an SBOM and why should I care?

Wednesday February 25 2026

1 hour session (All Time Zones)

In this webinar we are going to explain in as few words as possible what a Software Bill Of Materials (SBOM) is and why we need to know about them in embedded systems development.

Register Now

Image 1

Anatomy of an Embedded Linux System

Friday March 06 2026

1 hour session (All Time Zones)

This introductory webinar will examine each of the components required for Linux to work on an embedded system. It will review how these components fit into the system and what functionality they provide for development and in the final deployed product.

Register Now